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Abstract 
In this work, we demonstrated a room temperature fabricated 
ZnO/Ta2O5 transistor for low power compute-in-memory 
application. By writing during the off-state, the device 
programmed for compute-in-memory shows power 
consumption in nW. By using variable pulse amplitudes for 
SET/RESET allows control of the on/off ratio of resistance 
states without affecting power consumption. Benchmarked 
against other ReRAMs the device shows a competitive 8 nJ 
per transition, which allows a reduction of power 
consumption in comparison to a filamentary device. 
(Keywords: Tantalum oxide, zinc oxide, oxygen vacancies, 
memory TFTs and compute-in-memory) 
Introduction 
Extremely low current consumption, switching speed of 10-
100 nanoseconds and compatibility with CMOS have made 
ReRAM the default technology of choice for compute-in-
memory and neuromorphic applications. However, ReRAMs 
rely on filamentary processes that face challenges of 
variability at extreme scaling and require write voltages 
( ௪ܸ௥௜௧௘) that are difficult to reliably scale at < 0.3V. As the 
on-state of the device typically has low resistance (~ 100 ȍ), 
this results in a high current ܫ௪௥௜௧௘  (	?ߤܣ െ݉ܣ) and high 
power consumption in ߤܹ െܹ݉, although exceptions are 
reported in [1]. Moreover, since the ReRAMs are a type of 
two terminal device, the reading and the writing of the device 
cannot be performed simultaneously. This motivates the 
search for new physical mechanisms to address the gap 
between current computing performance and the ultimate 
efficiency of the human brain [2]. 
This paper presents a radically different concept in memory 
for SET/RESET, while the device is off. This is made 
possible by decoupling the programming within the gate 
from the conduction path in the channel of a 3 terminal 
synaptic device, allowing the device to perform reading and 
writing simultaneously. Our channel acts merely as a sensor 
of the state written in the gate insulator. We demonstrate 
compute-in-memory and estimate the scaling potential and 
applications of this concept. 
Methodology 
A. Device Fabrication and characterization 
Our device is a Solid Electrolyte FET (SE-FET) (ܹ ൈ ܮ ൌ	?	?	?ߤ݉ ൈ 	?Ǥ	?ߤ)݉ fabricated via RF sputtering at room 
temperature and fully compatible with BEOL processing [3]. 
A conducting Indium Tin Oxide (ITO, 20 Ω/square) is used 
as gate metal. 275 and 350 nm of tantalum oxide (ܶܽଶܱହ) 
with ߝ ൎ 	?	?Ǥ	? acts as bottom gatethe  insulator, over which 	?	?݊݉  of ZnO is sputtered as channel. 	?	?	? ൈܽܽܽ	?	?	?ߤ ଶ݉  Al contacts are thermally evaporated on 
ZnO. Electrical characterization is undertaken using 
Keysight B2902A.  
Fig. 1 (a) highlights the principle of operation of our SE-FET 
in comparison to a conventional Resistive Switch (RS), 
consisting of 2-terminals separated by 	?	?	?݊  ݉thick oxygen 
vacancy rich dielectric material. The resistance state of the 
ReRAM relies on filamentary processes, as shown in Fig. 1 
(a). The writing stage of the device is usually done via 
application of a high voltage on the device to drive the 
vacancies to form the filament (or to eliminate the existing 
one) between the cathode and anode.  During the reading 
stage, a relatively small voltage ( ௥ܸ௘௔ௗ) is applied across its 
two terminals to check the current state of the device. The 
reading voltages tend to be small(<0.1V) and non-volatile 
flip-flops can help scale ௥ܸ௘௔ௗ to VT or even sub-VT levels 
[4]. However, the write energy is usually technology-
dependent and more challenging to scale due to variability 
and reliability with the size of the conductive filament [5].  
Fig. 1 (b) highlights our new concept of the SE-FET, where 
read and write occur across two separate terminals, Drain-
Source and Gate-Source, respectively, of the transistor. The 
O2 vacancies rich Ta2O5 layer is deposited using room 
temperature RF sputtering. Once a positive ܸீ ௌ is applied on 
the gate, the negatively charged O2 vacancies accumulate at 
the Ta2O5/ZnO interface attracting electrons in the ZnO 
channel, leading to an improved channel conductivity. This 
change in channel conductivity tends to be maintained in a 
similar way as a ReRAM. During the writing stage, the drain 
and source of the device are grounded, the device functions 
as a two terminal device where the current flows across the 
gate oxide. Due to the thick gate dielectric, despite a large ܸீ ௌ  required during writing, ܫ௪௥௜௧௘ remains limited by the 
low gate leakage current ܫீௌ in nA, thereby facilitating orders 
of magnitude reduction in power consumption. During the 
reading stage, the drain source of the device functions as in a 
ReRAM whereby a small ஽ܸௌ is applied across the channel 
to read the resistance state of the device. 
Results 
The transfer characteristics under dynamic gate bias sweep in 
Fig. 2 (a) show a memory window (counter-clockwise 
hysteresis), whose width becomes wider for thicker gate 
oxide. Moreover, the device with gate oxide thickness of 	?	?	?݊  ݉exhibits a sub-60 mV/dec switching during the 
backward sweep, arising from an abrupt depletion of the 
accumulated oxygen ions during the reverse sweep [6]. Fig. 
2 (c) shows measured ܫ஽ௌ arising from a series of bias pulses ܸீ ௌ  in Fig. 2 (b) at ஽ܸௌ ൌ 	 ?Ǥ	 ?ܸ. Red circles in Fig. 2 (c) 
indicate points in time when ܸீ ௌ ൌ 	 ?. The polarity of ܸீ ௌ 
defines the low/high resistance states, (LRS/HRS), 
corresponding to accumulation/depletion of O2 vacancies at 
the interface, as illustrated in the insets in Fig. 2 (b). The 
device is operated between two terminals ܸீ  and ஻ܸሺൌ ஽ܸ ൌௌܸሻ during write and ஽ܸௌ ൌ 	 ?Ǥ	 ?ܸ with ܸீ ௌ ൌ 	 ? during read, 
(Fig. 2 (d)), as implemented via alternating pulses shown in 
Fig. 3 (a). Fig. 3 (b) shows the resultant measured ܫ஽ௌ  for ௢ܶ௫ ൌ 	?	?	?݊ ,݉ L=1.5 ߤ݉  during read, revealing distinct 
LRS and HRS states, separated by at least 3 orders of 
magnitude. A higher resistance of 	?	?ܯȳ in LRS keeps the 
drain current low, thereby reducing the power consumption 
during the read stage. The inset shows the maximum and 
minimum of each state in these unoptimized devices that vary 
by less than an order in magnitude. Moreover, the standard 
deviation of HRS (0.3 of an order) remains higher than for 
LRS (0.06 order), as expected, due to the higher impact of 
noise on the HRS. Fig. 3 (c) shows the gate current 
characteristics vs. time, whose magnitude remains limited to 	?	?݊ܣ, establishing that the maximum power consumption 
during write is less than 	?	?݊  ܹfor ܸீ ௌ ൌ 	 ? .ܸ 
B. Logic operations 
Similar to a bipolar or complimentary resistance switch (BRS 
or CRS) [7], an example of the SE-FET as a finite-state-
machine is depicted in Fig.2 (d). Application of ܸீ  or ஻ܸ =1 
or 0 shifts the device from LRS to HRS and vice-versa, 
whereas ܵ ൌ 	 ? or 1 represents whether the device is in HRS 
or LRS. Fig.3 (d) shows the truth table corresponding to the 
state diagram, where the previous state of the device serves 
as an additional input for determining the following state. 
From the truth table, the equation of state is 
 ܵ ൌ ܵ ڄ ܸீ ൅ ܵ ڄ ஻ܸᇱ ൅ ܸீ ڄ ஻ܸᇱ  (1)
Where the operators ڄǡ ൅ǡand Ԣ refer to AND, OR, and NOT 
logic, respectively. 14 out of a possible 16 logical functions 
of two inputs can be performed on a single device, while the 
remaining two functions, namely XOR and XNOR require an 
additional device [7]. A single device can be used to perform 
logic involving two or multiple inputs provided their 
operation can be broken down into a series of steps, in 
accordance with Eq. (1). Fig.4 (a) highlights an example of 
the two steps required to realise material implication or IMP 
operation (if A then B), ܣᇱ ൅ ܤ , which is an important 
operation to complete a logic set when combined with 
RESET [8]. In Step 1, S=1, while in Step 2, inputs ܣ and ܤ 
are applied to ஻ܸ  and ܸீ  with all possible outcomes 
summarized in the truth table. Fig.4 (b) shows the sequence 
of ܸீ ௌ pulses generated as per the inputs ܸீ  and ஻ܸ indicated 
in each row of the truth table in Fig.4 (a). The measured ܫ஽ௌ 
are plotted in Fig.4 (c), for a device with ௢ܶ௫ ൌ 	?	?	?݊ ,݉ 
showing close agreement with the expected state in the last 
column in the truth table in Fig.4 (a) (shown by colour). 
C. Benchmark 
Table.1 summarises the characteristics of state-of-the-art 
devices in comparison with our experimental results 
measured at 	?	?	?݉ݏ of switching time with ܸீ ௌ ൌ 	 ? .ܸ 
MTJs demonstrate fastest switthe ching, but OxRAM also 
switches in ns with energy scaling in nJ. Summarising the 
results of Table 1 alongside reported non-filamentary 
ReRAMs, there is evidence of a programming voltage-
switching speed-current dilemma, especially with non-
filamentary ReRAMs operating in the time scale of seconds 
or even hours [9] as current levels are reduced in the quest 
towards truly neuromorphic systems [10]. Other non-
filamentary devices scaled x1000 reported in [11] for 
example have power consumption in ߤܹ  range. In 
comparison, the current device operates with a common gate 
that extends over the entire chip and suffers due to 100% 
overlap capacitance with the source/drain pads and 
underlying gate oxide. Moreover, channel lengths are 1.5 ߤm 
and above. Plotting our experimentally obtained switching 
time versus channel length in Fig.5 shows the lowest power 
consumption/unit area reported to date. However, the 
switching speed is poor. Hence, extrapolating to similar 
dimensions as contemporary ReRAMs based on measured 
data as a function of channel length, in Fig. 6, shows the 
potential of a switching speed of 150 ns, well within reach of 
a vertical cross-bar array using nanowires for this device. 
Potential applications of the SEFET include spike sorting in 
neural (or brain-computer) interfaces, where limited 
communication bandwidth and energy budget prohibit the 
transmission of large volumes of neuronal data for sorting in 
real time. Our potentially flexible platform technology is 
ideally suited for hardware implementable spike recording 
and feature extraction, as it does not even require historical 
data storage, at speeds of a few 100 kHz. More recently, even 
volatile memory has been shown to serve this purpose [12].  
Conclusion 
A new concept for reducing power consumption is 
demonstrated in an ionic device with a non-filamentary 
mechanism by writing the device in the off-state. At least 3 
orders of magnitude difference in the HRS and LRS states, 
with power consumption in nW despite large operating 
voltage is demonstrated with experimental examples of logic 
operation.  
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Fig. 1. Mechanism of read and write operations in (a) 
resistive switching (RS) and (b) the solid-electrolyte field 
effect transistor (SE-FET), demonstrating the possibility 
of low power consumption during writing. 
 
Fig. 2. Measured (a) ܫ஽ௌ െ ܸீ ௌ  under dynamic gate bias sweep of devices at two 
oxide thicknesses, (b) gate bias pulses applied to the device with a constant ஽ܸௌ ൌ	?Ǥ	? ,ܸ (c) drain current characteristics as a function of time, exhibiting two resistance 
states (HRS and LRS) as gate bias crosses zero, indicated by red circles. (d) The bias 
configurations and finite state diagram of the device, where a 1 for either ܸீ  or ஻ܸ
indicates an application of a positive bias, S=0 and 1 indicate the LRS and HRS. 
 
Fig. 3. (a) The scheme of bias pulses for ܸீ ௌ and ஽ܸௌ, such that ஽ܸௌ remains zero during write operation (ܸீ ௌ ് 	 ?) and vice versa, ensuring 
write and read operations occur exclusively to each other. (b) The resulting measured drain current during read, indicating the presence 
of two resistance states (HRS and LRS) separated by three orders of magnitudes, with small variance (inset). (c) Measured gate current 
characteristics, establishing that power consumption remains limited to nW during write, since no drain current is zero. (d) The truth table for 
describing the state transition. 
Fig. 4. (a) Steps to perform the 
material implication (IMP) (if A 
then B) logic operation and 
corresponding truth table, (b) 
applied gate and drain bias 
pulses and (c) corresponding 
measured drain current for each 
of the steps indicated in (a). 
W×L=100×1.5 Ǎm^2, Tox=275 Ǎm. 
 
Table 1. Comparison of the Ta2O5/ZnO based SE-FET with state-of-the-art 
two-terminals devices reported to date. Despite a larger pulse-width, the
measured power consumption during the transition is of the order of nW, 
owing to writing without turning the device ON in the SE-FET. 
Fig. 5. Benchmarking the power 
consumption per unit device area 
vs. switching time from the 
experimental data reported in [1] 
and our current measurements.
Fig. 6.  Measured switching time 
vs. gate length ܮ. The fit to data 
predicts 150 ns of switching 
time for ܮ ൌ 	 ?	 ? ݊݉. 
 
